# A 3.4-mW 2.4-GHz frequency synthesizer in 0.18 µm CMOS

J. P. Carmo, P. M. Mendes, C. Couto, J. H. Correia University of Minho, Dept. Industrial Electronics Campus Azurem, 4800-058 Guimaraes, PORTUGAL jcarmo@dei.uminho.pt

Abstract - This paper presents a low-power/low-voltage frequency synthesizer for the frequency of 2.4 GHz, which were designed and fabricated in a standard 0.18  $\mu$ m CMOS process. This synthesizer is based on a Phase-locked Loop (PLL) with a integer divider in the feedback loop and for a voltage supply of only 1.8 V, it presents a total power consumption of 3.4 mW. The power consumptions for the Voltage-controlled oscillator, phase-frequency difference/charge-pump and for the divider are 2 mW, 1 mW, 420  $\mu$ W, respectively. The PLL is very fast, e.g., it takes only 1.6  $\mu$ s to lock, which makes it a perfect companion for devices where frequency hops must be done very quickly.

Keywords - PLL, CMOS, wireless microsystems.

## I. INTRODUCTION

This paper presents a low-power/low-voltage frequency synthesizer as a constitutive block of a RF transceivers for operation in the 2.4 GHz ISM band, for use in wireless sensors networks. The synthesizer is a Phase-locked Loop (PLL) with a integer divider in the feedback loop, which was designed and fabricated in a standard 0.18  $\mu$ m CMOS process, in order to achieve a high degree of integration, at the same time it allows to use the low-voltage of only 1.8 V to supply the chip.

# II. FREQUENCY SYNTHESIZER ARCHITECTURE

The 2.4 GHz frequency carrier, is generated by means of a local oscillator, which is a Phase-Locked Loop (PLL). As depicted in Figure 1 the PLL has a reference generator circuit with a crystal based oscillator at 20 MHz (the value of  $f_{ref}$  [Hz]), followed by a phase-frequency difference circuit (PFD) without dead zone, a current steering charge pump (CP) and a third order passive filter. The passive section output is connected to the VCO, whose output is the desired frequency of 2.4 GHz. This frequency must be divided by 120 (the division ratio,  $N=2\times30\times2$ , at the feedback path, which is digitally selectable) and connected to the PFD again, closing the loop. The most common PLLs are those which use the integer or fractional divider ratios in the feedback path [1], In a PLL the frequency of the signal at the output is  $f_{out} = N_s f_{ref}$ .

Special cares must be taken in order to avoid multiple values of the reference frequency [2][3]. In the case of fractional PLL, the frequency at the output changes in multiples of the reference frequency, because at each  $T_b$ [s] one pulse is removed in the feeding-back, before to be re-injected in the PFD. Of course it allows to fractionally divide the output frequency, in order to have  $f_{out}=N.(f_{ref}+1/T_p)$ , thus it is possible to have a more fine adjust of the frequency at the output of the PLL, but the formerly cited drawback directed the option for a integer PLL. Once presented the architecture of the PLL, further it will be described the key-topics concerning the PLL design and stability guarantee.



### III. PLL DESIGN AND RESULTS

In conventional PFDs there is an offset around the zero phase difference, and a gain inversion region takes place for phase differences higher than  $2\pi$ - $\Delta$  rad. In this gain inversion region, the PFD outputs the wrong control signals increasing the phase and frequency differences between the inputs, and the lock time takes a sudden turn for the worse [4]. The implemented PFD has a linear gain in the range  $-\pi$  to  $+\pi$ , and a large constant gain in the range  $[-2\pi, -\pi]$  and  $[+\pi, +2\pi]$  [5]. This PFDs makes PLLs faster, compared to those using conventional PFDs. Figure 2 shows the schematic of the PFD.

The CP is a current steering type (see Figure 3). This circuit avoids the conventional problem in CPs, that limits the opening and closing of current sources, in fact, in spite of being switched, the current is routing from the load to an alternative path, and from that path to the load [6]. When the control signal,  $V_{control}$ , is 1.8 V, the CP has a total power consumption of 1.04 mW. The currents  $I_{up}$  and  $I_{down}$  are 173  $\mu$ A and 178  $\mu$ A, respectively, making the detector constant gain of the CP equal to  $K_{\phi}$ =175  $\mu$ A/2 $\pi$  rad.

The circuit shown in Figure 3 is a current starved ring oscillator and it was used as voltage controlled oscillator (VCO) in the differential configuration. Its operation is similar to ring oscillators. Transistors M<sub>9</sub> and M<sub>10</sub> operate as an inverter, while M<sub>8</sub> and M<sub>11</sub> operate as current sources. The current sources, M<sub>8</sub> and M<sub>11</sub>, limit the current available to the inverter. M<sub>9</sub> and M<sub>10</sub>; in other words, the inverter is starved for current. The transistors M<sub>6</sub> and M<sub>7</sub> are mirrored in each inverter/current source stage [7]. Basically, the signal V<sub>tuning</sub> imposes changes in the currents of the inverters, making them faster of lower to switch, e.g., it changes the propagations delays,  $\tau$  [s]. Thus, for a N inverters VCO, the frequency of oscillation,  $f_{osc}$  [Hz], will be  $f_{osc}=1/(N.\tau)=1/[N.\tau(V_{tuning})]$ .



Figure 2: The schematic of the PFD.



Figure 3: The schematic of the implemented CP.

Additional changes were made to the VCO presented in [7]. It was added the transistors  $M_7$ , and  $M_{10}$ . The transistor  $M_7$  controls the whole VCO, e.g., it uses the control signal,  $V_{control}$ , to enable and disable the VCO. The transistor  $M_4$  allows to keep the oscillations at the VCO, when the voltage at the gate of the transistor  $M_3$ ,  $V_{tuning}$  [V], falls below its threshold voltage,  $V_{thn}$  [V] [6]. As seen in Figure 6, this makes

possible to control the VCO at the full range [0, 1.8 V] for the voltage  $V_{tuning}$ . When active, the VCO has a power consumption of 2 mW.



Figure 4: a) 2/3 cell with modulus control; b) frequency divider by 30.



Figure 5: The schematics of VCO and bias+control.



Figure 6: The working characteristic of the VCO.

The division by 120 in the feedback path is done with a cascade constituted by one half divider implemented with a true single phase clock (TSPC) logic [8], one divider by 30, followed by a toggle flip-flop to ensure a duty-cycle of 50% at the PFD input.(see Figures 1 and 4).

The TSPC logic was used to overcome the impossibility to implement the first toggle flip-flop with static logic in this technology. The results of this divider are shown in Figure 7 and it can be seen that it is required a rail-to-rail input to work properly. The ratio of 30 was achieved with the use of simple frequency dividers by 2/3 with modulus control.

The TSPC logic was used to overcome the impossibility to implement the first toggle flip-flop with static logic in this technology. The results of this divider are shown in Figure 7 and it can be seen that it is required a rail-to-rail input to work properly. The ratio of 30 was achieved with the use of simple frequency dividers by 2/3 with modulus control.



Figure 7: Waves at the input and output of the TSPC divider by 2.

# IV. PLL STABILITY ANALYSIS

The ring oscillators have more phase noise than *LC* oscillators [9]. For overcoming this limitation, the bandwidth of the PLL must be high enough to "clean-up" the output spectrum around 2.4 GHz. Thus, it was used, a third order passive loop-filter (LF), composed by a second order section  $(C_1, C_2 \text{ and } R_2)$  and a first order section  $(C_3 \text{ and } R_3)$ , providing an additional pole. The first order filter reduces spurs caused by the multiples of reference frequency, whose consequence is the increasing of the phase noise at the output. The stability is guaranteed by putting this last pole five times above the PLL bandwidth and below the reference. A bandwidth of approximately two times the difference between the maximum and minimum frequencies generated by the VCO was used. The stability of the loop is guarantee with a phase margin at least of  $\pi/4$  rad [10].

The chose of passive components must obey to the following: given the bandwidth,  $f_p$  [Hz], the phase margin  $\phi_p$  [rad], the minimum attenuation,  $A_{min}$  [dB], measured at multiples of the spurious reference frequency,  $f_{ref}$  [Hz], which is imposed by the low-pass filter  $R_3C_3$ , it will result in the five passive components of the loop-filter [11]:

$$C_{1} = \frac{\tau_{1}}{\tau_{2}} \times \frac{K_{\phi} K_{VCO}}{(2\pi f_{p})^{2} N} \times$$

$$\times \sqrt{\frac{1 + (2\pi f_{p})^{2} \tau_{2}^{2}}{[1 + (2\pi f_{p})^{2} \tau_{1}^{2}] \times [1 + (2\pi f_{p})^{2} \tau_{3}^{2}]}}$$
(1)

 $C_2 = C_1 (\frac{\tau_2}{\tau_1} - 1)$  (2)

$$R_2 = \frac{\tau_2}{C_2} \tag{3}$$

where the time constants  $\tau_1$ ,  $\tau_3$  and  $\tau_2$  are respectively

$$\tau_2 = \frac{(2\pi f_c)^{-2}}{\tau_1 + \tau_3}, \ \tau_3 = \frac{\sqrt{10^{\frac{4\pi in}{10}} - 1}}{2\pi f_{ref}} = R_3 C_3, \text{ and } \tau_2 = \frac{(2\pi f_c)^{-2}}{\tau_1 + \tau_3}$$
(4)

From the time constant,  $\tau_3$ , given in the previous equation, it seems that the components  $R_3$  and  $C_3$  can be any combination, since the product  $R_3C_3$  is  $\tau_3$ . However, this is not true, e.g., it is not wise to let  $C_3$  to be higher that the other capacitances of the filter, because  $\tau_3$  ceases to be only dependent of  $R_3$  and  $C_3$  and becomes to interact with the other time constants. Thus,  $C_3$  and  $R_3$  must obey to:

$$C_3 \le \frac{C_1}{10} \tag{5}$$

and 
$$R_3 = \frac{\tau_3}{C_3}$$
 (6)

The passive components were chosen with help of a custom template for the *excel* spreadsheet. Table I shows some specifications, LF components and the significant results.

For the filters listed in the Table I, the Figure 8 shows the temporal behaviour of VCO's tuning voltage,  $V_{tuning}$  [V].

TABLE I: SPECIFICATIONS, LF COMPONENTS AND MOST SIGNIFICANT RESULTS.

Parameters	Filter 1	Filter 2	Filter 3	Filter 4
Phase margin - $\phi_p$ [°]	45	55	45	45
Bandwidth $-f_p$ [MHz]	1.2	1.2	1.2	0.8
Frequency $f_c$ [MHz]	0.82	0.75	0.64	0.51
Attenuation attn [dB]	10	10	15	15
$C_1$ [pF]	10	11.7	18	35
$C_2$ [pF]	81	180	185	300
$R_2 [k\Omega]$	5	3.7	3.5	2.7
<i>C</i> <sub>3</sub> [pF]	1	1	1.5	3.5
$R_3 [k\Omega]$	20	20	17.5	11
Time to converge [µs]	1.60	2.94	2.55	10.40
Actual phase margin [°]	44.8	55.3	49.1	45.6
Dumping - $\xi$	0.76	0.86	0.81	0.79

From the previous Table and Figure, it can be seen that the PLL is very fast to converge. For this happens it was necessary to increase the bandwidth up to at least 1.2 MHz. For applications where the time to lock must be lower, it is necessary to sacrifice the phase margin,  $\phi_p$  [rad], in order to increase the bandwidth,  $f_p$  [Hz], of the PLL.

# V. CONCLUSIONS

This paper presented a low-power/low-voltage 2.4-GHz frequency synthesizer (PLL) for RF CMOS transceivers, which was fabricated in a 0.18  $\mu$ m CMOS process. Thanks to its dynamic TSPC divider, the PLL has a total power consumption of only 3.4 mW. So long ago, it was demonstrated for this class of dividers, its suitableness for

multigigahertz synthesizers, since it does not impair the power supply rejection or the phase noise performance [8]. The implemented VCO has good amplitude flatness over its 44% tuning range. The PLL uses a reference signal with a frequency of 20 MHz.



Figure 8: Behavior of tuning voltage of the VCO, V<sub>tuning</sub> [V].

The Figure 9 shows a photography and the layout of the first prototype of a RF CMOS transceiver, which was designed and fabricated for use in wireless sensors applications and whose local frequency generator uses the frequency synthesizer described in this paper. The layout is shown in order to be possible to locate the PLL in the die, because the oxide below the upper metal layer (Metal 6) hides everything (the circuits).



Figure 9: a) A die photograph showing the PLL; and b) the respective layout for a better visualisation of the PLL.

#### REFERENCES

- [1] B. Razavi, RF microelectronics, Prentice Hall, 1998.
- [2] D. Banerjee, PLL performance simulation and design, 4th Edition, Dog Ear Publishing, 2006.
- [3] National Semiconductor, An analysis and performance evaluation of a passive filter design technique for charge pump PLLs, AP1001, July 2001.
- [4] K. Lee, *et al.*, "Phase-frequency detectors for fast frequency acquisition in zero-dead-zone CPPLLs for mobile communication systems", in Proc. 29th ESSCIRC, pp. 16-18, Estoril, Portugal, September 2003.
- [5] B. Kim, L. Kim, "A 250-MHz–2-GHz wide-range delay-locked loop", IEEE Journal of Solid-State Circuits, Vol. 40, Nr. 6, pp. 1310-1321, June 2005..
- [6] R. Morais, *et al*, "A wireless RF CMOS mixed-signal interface for soil moisture measurements", Journal Sensors and Actuators A, Vol. 115, pp. 376-384, September 2004, Elsevier Science.
- [7] R. Baker, et al, CMOS Circuit Design, Layout, and Simulation, John Wiley and Sons/IEEE Press, August 1997.
- [8] S. Pellerano, *et al.*, "A 13.5 mW 5-GHz frequency sinthesizer with dynamic logic frequency divider", IEEE Journal of Solid-State Circuits, Vol. 39, Nr. 2, pp. 378-383, February 2004.
- [9] A. Hajimiri, T. Lee, "Phase Noise in Oscillators, A Tutorial", Invited Paper, IEEE Journal of Solid-State Circuits, Vol. 34, Nr. 3, pp. 326-336, March 2000.
- [10] F. Gardner, "Charge Pump PLL", Transactions on Communications, Vol. 28, Nr. 11, pp. 1849-1859, November 1980.